


Express Mailing Label No. EL920601658US

I hereby certify that on January 25, 2002, I am depositing this correspondence and all listed attachments with the United States Postal Service "Express Mail Post Office to Addressee," service under 37 C.F.R. § 1.110, addressed to Assistant Commissioner for Patents, Box DAC, Washington, D.C. 20231.

Manu Kashyap



PATENT
LSI Docket No. A2-4059

#3

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Alani et al.

Title: REDUCING THE EFFECT OF SIMULTANEOUS
SWITCHING NOISE

Serial No.: 09/966,327

Filed: 09/28/2001

Office of Petitions
Assistant Commissioner for Patents
Box DAC
Washington, D.C. 20231

Group Art Unit: 2816

Examiner: N/A

Attorney Advisor (Office of Petitions): Unknown

RECEIVED

JAN 01 2002

**OFFICE OF PETITIONS
DEPUTY A/C PATENTS**

PETITION UNDER 37 C.F.R §1.47

Dear Sir:

The undersigned, Sandeep Jaggi, Esq., hereby petitions under 37 C.F.R. 1.47(b) for the right to make application for patent on behalf of and as agent for the co named inventor, Kenneth Steven Hunt, for the above-referenced patent application ("the '327 application") and to revive this application from abandonment.

On information and belief, I hereby declare:

1. I am presently the Chief Intellectual Property Counsel of LSI Logic Corporation ("LSI").
2. I have been employed by LSI since at least the time the '327 application was filed on September 28, 2001 with the U.S. Patent and Trademark Office (the "PTO"), and am familiar with the prosecution of this application.
3. I am authorized to sign on behalf of LSI for matters such as the present matter.
4. The co-named inventor for the '327 application, Kenneth Steven Hunt, can not be found or reached after diligent effort to sign any formal papers for the '327 application, such as the declaration and assignment.
5. Kenneth Steven Hunt is no longer employed by LSI, and was terminated from employment with LSI on December 25, 1998.
6. The last known address for Kenneth Steven Hunt is 4 Lyneham Road, Crowthorne, Berkshire RG45 6NJ, United Kingdom.
7. Kenneth Steven Hunt was presented with a package consisting of a copy of the application papers as filed with the PTO, and the formal documents (e.g., the declaration and assignment) for signature at least once, mailed via Federal Express on October 29, 2001. The package was addressed to the last known address of paragraph 6 above,

04/19/2002 AKELLEY 00000010 122252 09966327

01 FC:122

130.00 CH

09966327

01/30/2002 SSMH/ARA 00000019 122252

110.00 CH

03 FC:115

but was returned for being an incorrect address by Federal Express on December 12, 2001 after the '327 application was filed on September 28, 2001.

8. LSI has a proprietary interest in the '327 application by nature of an Employee Agreement giving it rights to inventions made by Kenneth Steven Hunt. A true and correct copy of this Employee Agreement is attached hereto.
9. It is necessary for LSI to sign on behalf of the named inventor, as the present application has gone abandoned for failure to have a signed oath or declaration. LSI will suffer the loss of rights to this invention if the '327 application is not revived from abandonment.
10. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.
11. Please charge any additional fees or credits to deposit account number 12-2252.

Respectfully submitted,




Dated: January 25, 2002

Sandeep Jaggi, Registration No. 43,331
Registered Patent Attorney

LSI LOGIC CORPORATION
CORPORATE LEGAL DEPARTMENT
INTELLECTUAL PROPERTY SERVICES GROUP
1551 MCCARTHY BLVD., M/S D-106
MILPITAS, CA 95035
PHONE: (408) 433-8708
FAX: (408) 433-7770

RECEIVED
FEB 01 2002
OFFICE OF PETITIONS
DEPUTY A/C PATENTS



PATENT & CONFIDENTIAL AGREEMENT

Between: LSI LOGIC EUROPE PLC
(hereinafter referred to as "Company")

And

KENNETH STEPHEN HUNT
(hereinafter referred to as "Employee")

Effective

Date: 13-1-1992

In consideration of the employment or continued employment of Employee by Company and payment of salary, wage or other remuneration, the parties agree as follows:

1. Employee may have possession of or access to apparatus, equipment, drawings, reports, manuals, invention records, trade secrets or confidential technical or business information of Company or its Affiliates.

Employee agrees:

- a) not to use any such material, or any trade secret or confidential information embodied therein, for himself or others, and
- b) not to take any such material, or reproductions thereof from Company facilities.

At any time during or after employment by Company except required by Employee's duties to Company. Employee agrees immediately to return all such material and reproductions thereof in his possession to Company upon request and in any event, upon termination of employment.

2. Except with prior written authorisation by Company, Employee agrees not to disclose or publish any trade secret or material of Company or its Affiliates or of another party to whom Company owes an obligation on confidence, at any time during or after employment by the Company.
3. By virtue of the Patents Act 1977, entire rights, title and interests in any invention (which expression includes technological ideas and improvements, including those comprising or relation to computer programmes, whether patentable or not) which Employee solely or jointly, may conceive or make during the period of employment with Company and which:
 - (a) was made in the course of the normal duties of Employee or in the course of duties falling outside his normal duties but specifically assigned to him, and (but only in the case of inventions for the purposes of the Patents Act 1977) the circumstances were such that an invention might reasonably be expected to result from the carrying out of his duties, or

RECEIVED

FEB 01 2002

OFFICE OF PETITIONS
DEPUTY AC PATENTS

- (b) was made in the course of the duties of Employee and, at the time of making the invention, because of the nature of his duties, he had a special obligation to further the interests of Company's undertaking

belongs as between Employee and Company, to Company together with any and all domestic foreign patent and other intellectual property rights in such inventions. To aid Company or its nominee in securing the full benefit and protection conferred by any such intellectual property rights, Employee agrees promptly to do all lawful formal assignment in favour of company or its nominee, at any time during and after employment by Company, without additional compensation but at Company's expense.

4. In order that such inventions as are referred to in paragraph 3 may be promptly identified, Employee agrees that he will promptly furnish to Company a complete record of any and all inventions which he, solely or jointly, may conceive or make during the period of his employment with Company. In the event that an invention disclosed to Company in accordance with this paragraph is not of the kind referred to in paragraph 3, Company will, if so requested by Employee in writing, treat the disclosure as confidential for a period not exceeding one year or such further period as Employee may reasonably request in writing, sufficient for Employee to seek protection and/or to seek to exploit the invention. The confidentiality obligation of this paragraph shall not apply to any part of the disclosure which
- (a) is already known to Company prior to the disclosure by Employee
 - (b) is or becomes publicly known other than by a wrongful act of the Company
 - (c) is received by Company from a third party owing to no obligation or confidentiality to Employee in relation thereto, or
 - (d) is independently developed by Company.
5. Employee agrees to give Company timely written notice of any of his prior employment agreements or patent or other intellectual property rights which might conflict with the interests of Company or its Affiliates.
6. No waiver by either party of any breach by the other party of any provision of this Agreement shall be deemed or construed to be a waiver of any succeeding breach of such provision or as a waiver of the provision itself.
7. This Agreement shall be binding upon and pass to the benefit of the successors and assigns of Company and, in so far as the same may be applied thereto, the heirs, legal representatives and assigns of the Employee.


8. This agreement shall supersede the terms of any prior agreement or understanding between Employee and Company so far as they are inconsistent with this Agreement. This Agreement may be modified or amended only in writing signed by an executive officer of Company and Employee.
9. Should any portion of this Agreement be judicially held to be invalid, unenforceable or void, such holdings shall not have the effect of invalidating or voiding the remainder of this Agreement not so declared or any part thereof, the parties hereby agreeing that the portion so held to be invalid, unenforceable or void, shall, if possible be deemed amended or reduced in scope, otherwise to be stricken herefrom, only to be the extent required for the purposes of validity and enforcement in the jurisdiction of such holdings.
10. "Affiliate" as used herein means any subsidiary of Company and any body corporate of which Company is a subsidiary and any subsidiary of any such body corporate in which the first holds at least one half of the shares carrying rights to vote and any subsidiary of such a body corporate.

1. Duplication of Software/Technical Information


The Employee's attention is drawn to LSI Logic Europe plc Policies and Procedures on the above matter, which states that:-

"The Company will take the strongest legal action, including the possible dismissal of any employee" (or person acting on behalf of the Company) "who copies or requests others to copy any software or technical information which is owned by the Company or has been purchased or licensed from a third party by the Company".

Signed:



Director



Employee



STANDARDS OF BUSINESS CONDUCT RECEIPT AND ACKNOWLEDGEMENT

I hereby acknowledge receipt of the LSI Logic Standards of Business Conduct Handbook dated January 1996. I will read it at my first opportunity.

If I have any questions regarding the contents, I will ask my supervisor or my Human Resources Consultant for clarification.

KEN HUNT

Employee Name (Print)

Ken Hunt

Employee Signature

24-4-96

Date

Please return this completed form to your Human Resources Consultant

LSI Logic
Europe plc

Grenville Place,
The Ring, Bracknell,
Berkshire RG12 1BP
England

Tel: (44) 344-426544
Telex: 848679 LSI
Fax: (44) 344-481039

REF: OFFER/JB/CJ

27 November 1991

Mr Kenneth Hunt
77 Cotton End Road
Wilstead
Bedford
MK45 3DB

LSI LOGIC

Dear Kenneth

Further to your recent interview, I am delighted to offer you the position of Circuit Design Manager reporting to David Dixon, ASIC Design Manager.

Your place of work will be the Bracknell location of the Company, and your Terms and Conditions of Employment will be as follows:

SALARY

£12,000 per annum paid monthly in arrears.

BONUS SCHEME

You will be eligible to participate in the Company's Bonus Scheme, which is based on the operating income of the Company's quarterly results, and is applied at the Management's discretion. Further details will be made available to you upon your joining the Company.

SHARE PURCHASE SCHEME

You will be eligible to participate in the preferential Share Purchase Scheme for LSI LOGIC CORPORATION shares from commencement of employment.

PENSION ARRANGEMENTS

The Company has a contributory (3%) pension scheme which you may wish to join. Details will be made available to you should you join the Company. You have two calendar months from your joining date in which to decide whether or not to join the

cont/...

- 2 -

Scheme. Please note that the Company Scheme provides life assurance cover and long term sickness cover as well as entitlement to a retirement pension. For as long as any employee is not in membership of the Scheme, he or she will not be covered by any part of the Scheme - including the key element of life assurance.

HOURS OF WORK

Normal hours of work are 8.30 am to 5.00 pm with a one hour lunch break. It is expected, however, that you will exercise the necessary flexibility in hours worked to make a success of your position.

MOTOR VEHICLE

The Company will provide you with a car equivalent to a Ford Sierra 1.8 GLX. Please note that you may be assigned, from the Company's fleet, a car which is not new, although it will always be at the level of entitlement indicated.

VACATION

Twenty-four working days per annum as agreed with your Manager. Up to three days of your vacation may require to be taken during the Christmas shutdown.

EXPENSES

All legitimate expenses incurred on behalf of the Company will be reimbursed upon your completing a monthly expense report.

NOTICE PERIOD


For the first three months there will be a notice period of one week by either party; thereafter it will be one month.

COMMENCEMENT DATE

As discussed, we would like you to start as soon as possible. I do hope you will decide to join LSI Logic, and if you do, your confirmation and acceptance, by signing and returning the enclosed copy of this letter would be appreciated. This offer is valid for 14 days from the date of issue and will expire on Wednesday 11 December 1991.

We look forward to your long and rewarding career with LSI Logic.

Yours sincerely



Jenny Becker
PERSONNEL MANAGER - UK

- 3 -

I confirm my acceptance of the Terms and Conditions as outlined above and agree my date of commencement with the Company will be:

.....12th January 1992.....

Signed

.....*Kenneth*.....

Date

.....9th December 1991.....



LSI Logic
Corporation



1551 McCarthy Blvd
Milpitas CA 95035

408.433.8000

October 29, 2001

Mr. Kenneth Steven Hunt
4 Lyneham Road
Crowthorne, Berkshire RG45 6NJ
United Kingdom

RE: Reducing The Effect of Simultaneous Switching Noise (A2-4059)

Dear Mr. Hunt:

It has come to my attention that you refuse to sign any formal documents associated with the above referenced patent application. Enclosed please find the patent application as filed. Please sign within the next seven (7) days, or LSI Logic will have to proceed without you.

If you have any questions, please do not hesitate to contact the undersigned.

Sincerely,

Manu Kashyap
(408) 433-7475
mkashyap@lsil.com

10/29/01

A2-4059
1496.00150

REDUCING THE EFFECT OF SIMULTANEOUS SWITCHING NOISE

This application claims the benefit of United Kingdom
Application No. 0024226.3 filed October 4, 2000.

5

Field of the Invention

The present invention relates to a method and/or
architecture for integrated circuit input/output switching
generally and, more particularly, to the reduction of the impact of
10 simultaneous switching noise in digital integrated circuits.

Background of the Invention

In a digital integrated circuit (IC), a microprocessor
core of the circuit is connected to external pins of the IC through
15 input/output (I/O) switching buffers which pass data from the core
of the IC to external pins for transmission via external
transmission lines to a receiving IC. The I/O switching buffers
need a considerable amount of current in order to drive the high
external loads. Power for the I/O switching buffers is provided by
20 way of one or more pairs of supply lines comprising a drain (power)

A2-4059
1496.00150

VDD and a source (ground) VSS which are in turn connected to respective external pins of the IC.

A number or array of such I/O switching buffers are commonly connected to the same VDD/VSS pair. However, the data
5 input to some of the I/O switching buffers of the array can switch simultaneously from a logical HIGH state to a logical LOW state (i.e., a H-L transition). Many I/O switching buffers simultaneously performing the H-L transition can give rise to what is known as ground bounce (i.e., a temporary rise in the ground
10 voltage) and thus increased noise. Conversely, the data input to the I/O switching buffers can switch simultaneously from the logical LOW state to the logical HIGH state (i.e., a L-H transition). Several I/O switching buffers simultaneously performing the L-H transition can give rise to what is known as a
15 power droop and thus increased noise. In such circumstances, the ground bounce can also induce a false pulse in an output of an I/O switching buffer which is not switched with the others in the array and whose input switching state is in a "quiet low" condition. Similarly, a false pulse can also be induced in the output of an
20 I/O switching buffer by a power droop when the input of the I/O switching buffer is in a "quiet high" condition. Such false pulses

A2-4059
1496.00150

are passed via the transmission lines to the receiving IC which treats the false pulses as true pulses, resulting in a system error.

There are generally three types of I/O switching buffers which are commonly used in ICs. The first is termed an open drain buffer where the drain VDD is not critical and does not give rise to any power droop. In an open drain type of buffer the only concern is for the ground bounce. It will be appreciated that a simultaneously switched output (SSO) number for an open drain buffer refers to the number of I/O switched buffers which can be connected to a common source VSS.

The second type of buffer is termed an open source buffer. In an open source type of buffer the source VSS is not critical and does not give rise to a ground bounce signal. The open source type of buffer is only concerned with power droop. It will be appreciated that the SSO number for an open source buffer refers to the number of buffers which can be connected to a common drain VDD. In the third type of buffer, both the drain VDD and source VSS are of concern and consideration must be given to both power droop and ground bounce.

A2-4059
1496.00150

FIG. 1 shows a conventional array of I/O transistor switching buffers 10, 12, 14 and 16. Each I/O transistor switching buffer 10-16 has a respective input 20, 22, 24, and 26, and an output 30, 32, 34, and 36. Power is supplied via a drain VDD connected to one pin of the IC and a source (ground) VSS connected to a second pin of the IC.

Data signals are applied to the inputs of the buffers 10-16 and then to onward transmission lines (not shown) via the outputs 30-36 of the buffers 10-16. The voltage level at the input 20-26 of each buffer 10-16 would normally be either a "quiet high" (i.e., a logic one state) or a "quiet low" (i.e., a logic zero state).

A number of such buffer circuits 10-16 would be provided in an IC around the periphery to transmit data from the core of the IC to the external connection pins of the circuit for onward transmission to the remote receiving IC. The output 30-36 of each buffer circuit 10-16 is connected to its own external pin of the IC.

FIG. 2A shows a conventional data signal applied, for example, to the input 20 of the buffer circuit 10 to provide an output pulse on the buffer output 30 which would then be applied to

A2-4059
1496.00150

the associated external pin of the IC containing the buffer 10. FIGS. 2B, 2C and 2D show similar data signals applied to the inputs 22, 24 and 26 of the buffers 12, 14 and 16. If, as is shown in FIGs. 2A to 2D, the H-L transitions (i.e., trailing edges) of the data signals coincide and thus the buffers 10 to 16 are switched simultaneously, then a ground bounce (i.e., a rise in the source voltage VSS immediately following the H-L transitions) can occur as shown in FIG. 2E. Conversely, if the L-H transitions (i.e., leading edges) of the data signals coincide, then a power droop in the voltage VDD immediately following the L-H transitions can occur as shown in FIG. 2F. If the L-H transitions occur a time T_1 , then the power droop occurs a short time afterwards at time T_D . If the H-L transitions occur at a time T_2 , then the ground bounce occurs a short time afterwards at time T_B .

A considerable amount of effort is invested in simultaneous switching output (SSO) analysis for each type of buffer in order to determine the maximum number of simultaneously switching buffers allowed to be connected via a common drain VDD or source VSS to the associated external power or ground pins. The number of switching buffers connected to a common drain VDD and/or source VSS is termed the SSO number and has to be determined during

A2-4059
1496.00150

design of the IC. For example, in an eight-bit data bus it is quite possible to have seven I/O buffers switching simultaneously in the same direction (H-L or L-H) and all even buffers can therefore be considered as one SSO group. If the buffers are open drain and analysis has shown that a maximum of four I/O buffers can be connected to a single VSS pin then the SSO number is four and two ground pins will be required for this particular group. Conversely, if the buffers are open source and analysis has shown that a maximum of four I/O buffers can be connected to a single VDD pin then the SSO number is four and two source pins will be required for this particular group.

As will be appreciated, as the number of buffers which can switch simultaneously in the same direction increases, then the number of pairs of power and ground pins required will increase. In the example of FIG. 1, if analysis of the circuit has shown that the four buffers connected to the same VDD/VSS pair results in the ground bounce and/or power droop shown in FIGs. 2A-F then more than one pair of power/ground pins would be required for this group. The analysis, in turn, results either in a limitation in the number of pins that can be used for transferring data from the IC or

A2-4059
1496.00150

requires an increase in the size of the IC to accommodate the extra pins required.

One way of reducing the impact of simultaneous switching noise or system errors resulting from several buffers switching simultaneously is to stagger the input data transitions slightly in order to break up the SSO groups into smaller groups and reduce the rate of change of the supply current which occurs with simultaneous switching. Staggered input data transitions give rise to a delay in data transfer since delays have to be included in the IC in order to introduce the time variations in the switching pulses. Furthermore, compensating delay has to be introduced further along the transmission line in order to realign the pulses. It is also difficult to predict amount of delay required in order to avoid ground bounce or power droop, particularly when data is transferred at a variable speed. Compensating delay also requires the use of delay lines before the buffer circuits and after the buffer circuits which increases costs. It is also not possible to introduce such a staggered delay for the input switching pulses when processing synchronised signals.

Summary of the Invention

The present invention is an apparatus generally comprising a circuit and a plurality of buffers. The circuit may be configured to (i) monitor a plurality of signals for transitions and (ii) invert the signals when at least a predetermined number of the signals transition in a predetermined direction. The buffers may be configured to present the signals received from the circuit on a transmission bus.

In one embodiment, the present invention may concern an integrated circuit. The integrated circuit may include a plurality of external pins for connection to external circuitry. A plurality of input/output switching buffers may be provided for receiving respective data signals and passing the data signals to the pins. A respective drain and source generally supply power to the buffers. A data bus may be included for transmitting the data signals to the buffers. Controllable inverters may connect the data bus to the buffers. A monitoring circuit generally (i) monitors the logic state of the data signals on the bus, (ii) counts the number of data signals simultaneously switching from a first to a second logic state and (iii) may cause the controllable inverters to invert all of the data signals on the bus in response

A2-4059
1496.00150

to the count exceeding half the number of the buffers. A clock pulse generator may be provided to apply clock pulses to the monitoring circuit.

In one embodiment of the invention, each of the buffers
5 may be an open drain buffer. Furthermore, the monitoring circuit generally monitors the number of simultaneous High to Low transitions of the data signals. The monitoring circuit may control the controllable inverters to invert all of the data signals on the data bus when the number exceeds half the number of
10 the buffers.

The present invention also provides a method of processing data signals generally comprising the steps of generating a group of the data signals from a microprocessor, monitoring the logic state of each of the data signals, counting
15 the number of the data signals in the group simultaneously switching from a first to a second logic state and generating a count thereof, inverting all of the data signals in the group in response to the count exceeding half the number of the data signals in the group, and applying the data signals to a plurality of
20 input/output switching buffers for passing the group of the data signals to a transmission bus.

A2-4059
1496:00150

It will be seen that by monitoring the number of simultaneous H-L transitions which occur at any one time in the data applied to the buffer inputs, and by inverting the data when the number exceeds half the number of data lines, the present invention enables the number of I/O buffer circuits connected to VSS pins to be increased or doubled without violating the SSO rules. For example, if N buffers in an IC were switching simultaneously and the SSO number was $N/4$, then four VSS pins would be required to avoid high ground bounce that may cause false pulses being transmitted to the receiving IC. By using the present invention only $N/2$ VSS pins would be required since only up to one half of the data lines are allowed to switch from high to low simultaneously.

The present invention has little impact on data delay and is simple and inexpensive to implement. It requires only a few extra logic gates to be added to an IC in order to double the maximum number of buffers that can be connected to a set of VSS pins. The technique has no impact on the data transfer rate and only introduces a minimal latency of 0.5 clock pulse in the data path. It reduces the effect of simultaneous switching noise based on existing SSO analysis for the buffer/package combination used

A2-4059
1496.00150

and helps reduce the power consumption of the output buffers by allowing only less than half the buffers to switch at any transition.

In pad-limited designs, the present invention can have a great advantage particularly when using high current drivers with low SSO numbers. For example, if sixty-four buffers were used to transfer data and the SSO number was eight then a minimum of eight ground pins would be required to prevent ground bounce problems. By using the present invention the SSO can be doubled to sixteen thus reducing the VSS requirements to four pins only. However, this does require an extra pin for the flag signal resulting in a saving of seven pins. Larger savings in VSS pins can be achieved in designs with a larger number of I/O buffers.

The objects, features and advantages of the present invention include providing an improved method and apparatus for integrated circuit input/output switching that may (i) increase the number of buffers connected to a VDD/VSS pair, (ii) cause little impact on data delay, (iii) be inexpensive to implement, (iv) require only a few extra logic gates to be added to an IC, (v) reduce the effect of simultaneous switching noise, and/or (vi) reduce the power consumption of the buffers.

Brief Description of the Drawings

These and other objects, features and advantages of the present invention will be apparent from the following detailed description and the appended claims and drawings in which:

5 FIG. 1 is a schematic diagram of a conventional array of input/output switching buffers;

FIGS. 2A-F are diagrams showing the relationship between the input data switching pulses for the I/O buffers of FIG. 1 and power droop and ground bounce pulses;

10 FIG. 3 is a schematic diagram of an integrated circuit according to a preferred embodiment of the present invention, connected through transmission lines to a receiving integrated circuit;

15 FIG. 4 is a schematic diagram of an SSO doubler of the integrated circuit of FIG. 3;

FIG. 5 is a schematic diagram of a transition checking circuit as used in the SSO doubler of FIG. 4;

FIG. 6 is a schematic diagram of a control circuit of the SSO doubler of FIG. 4; and

20 FIG. 7 is a schematic diagram of a demultiplexer circuit for the receiving integrated circuit of FIG. 3.

Detailed Description of the Preferred Embodiments

In general, ground bounce is more likely to cause a violation of a simultaneously switched output (SSO) number than power droop and thus the following description focuses on reducing the ground bounce in open drain buffers. The same principles may be applied to reducing the power droop in open source buffers. Likewise, the present invention may also be applied to buffers that actively pull high and actively pull low.

Referring now to FIG. 3, an example system is shown in accordance with a preferred embodiment of the present invention. The system generally includes an apparatus 300 and an apparatus 312 connected by a transmission bus. The apparatus 300 may be implemented as an integrated circuit (IC) having a core 302 with a number (e.g., N) of data lines 304, each numbered 0 to N-1, of a data bus connected to respective inputs of a group of I/O buffers 306 by way of an SSO doubler 400. The I/O buffers 306 may be powered from a single pair of VDD/VSS lines (not shown) connected to a pair of external pins (not shown) of the IC 300. Although only four I/O buffers 306 are shown, it will be appreciated that the number could be greater or less than four. Each of the I/O buffers 306 may have an output connected to a respective pin of the

A2-4059
1496.00150

IC which, in turn, may be connected to a respective transmission line 308 of a transmission bus and hence to a respective I/O buffer 310 of the apparatus 312. The apparatus 312 may be implemented as a receiving IC 312. The outputs of the I/O buffers 310 may be
5 connected to a data processing core 314 of the receiving IC 312 by way of a demultiplexer circuit 700.

Referring to FIG. 4, a block diagram of an example implementation of the SSO doubler 400 is shown. The SSO doubler 400 may have a transition checker circuit 500, a control circuit
10 600, a retimer circuit 406, and a clock generator 410. The SSO doubler 400 may also have an inverter circuit. The inverter circuit may have an array of N logic gates 402. Each logic gate 402 may be implemented as an EXCLUSIVE OR (XOR) gate having two inputs. An input of each logical XOR gate 402 may be connected to
15 receive a control or flag signal (e.g., F) from the control circuit 600. The other input of each logical XOR gate 402 may be connected to a respective data line 304 of the data bus from the core 302 to receive a bit (e.g., D[0:N-1]) of a signal (e.g., DATA_IN). An output of each logical XOR gate 402 may be connected via a further
20 data bus to the retimer circuit 406.

A2-4059
1496.00150

The retimer circuit 406 generally comprises an array of D flip-flops. The output of each logical XOR gate 402 is generally connected to the D input of a respective flip-flop. A clock signal (e.g., CLK2) may be applied from the clock generator 410 to a clock input 408 of the retimer circuit 406. Each flip-flop may be a negative edge triggered flip-flop such that the Q output takes a current state of the D input when a the clock pulse CLK2 transitions from high to low. The retimer circuit 406 generally introduces a latency of a half clock period in the data path. The latency may be necessary to prevent problems which might be caused by skew between the data signals on the data bus and the signal F from the control circuit 600.

The clock generator 410 may also generate and present another clock signal (e.g., CLK1). The clock signal CLK1 may be applied to the transition checker circuit 500. Preferably, the clock signal CLK1 may be the same as the clock signal CLK2. Other relationships between the clock signal CLK1 and the clock signal CLK2 may be implemented to meet the design criteria of a particular application.

Referring to FIG. 5, a block diagram of an example implementation of the transition checker circuit 500 is shown. The

A2-4059

1496.00150

transition checker circuit 500 generally comprises an array of D flip-flops 502, each of which has an associated inverter 504 and a logic gate 506. The logic gates 506 may be implemented as logical AND gates. Each data line 304 of the data bus (and thus the signals D[0:N-1]) from the core 302 may be connected to the D input of a respective flip-flop 502 and to an associated inverter 504. The inverters 504 may present an inverted version of the signals D[0:N-1] (e.g., an inverted signal D[0:N-1]) to an input of an associated logical AND gate 506. The Q output of each flip-flop 502 may be connected to the other input of the associated logical AND gate 506 to present a sampled version of the signals D[0:N-1] (e.g., a sampled signal D[0:N-1]). The clock signal CLK1 may be applied from the clock generator 410 to the clock input of each of the flip-flops 502.

The effect of the transition checker circuit 500 is generally to compare previous data input values to the D flip-flops 502 with current data input values for the data signals D[0:N-1] to determine transition directions, if any. With each period of the clock signal CLK1, the current data signal values applied to the D flip-flops 502 may be compared with the previous data stored in the D flip-flops 502. If a previous data value was in a logic one

A2-4059
1496.00150

state and a current data value is in a logic zero state, then transition signals (e.g., T_0 - $T_{(N-1)}$) generated by the associated logical AND gate 506 may change to the logic one state, otherwise the signal may remain at the logic zero state. As a result, a count of the number of transition signals $T[0:N-1]$ from the logical AND gates 506 that change to the logic one state may be a count of the number of transitions in a predetermined direction (e.g., High to Low) occurring in the data signal $D[0:N-1]$ at any one time. The transition signals $T[0:N-1]$ generated by the logical AND gates 506 of the data transition checker circuit 500 may then be applied to the control unit 600.

Referring to FIG. 6, an example implementation of the control circuit 600 is shown. The example implementation may be for a four-bit bus. Other bus widths may be implemented to meet the design criteria of a particular implementation.

The control circuit 600 generally comprises five logical gates 602, 603, 604, 605 and 606. Each of the logical gates 602, 603, 604 and 605 may be implemented as logical AND gates. The logical gate 606 may be implemented as a logical OR gate. If wider data buses than four bits are used, then additional logical gates may be included. Four unique sets of three data lines from the

A2-4059

1496.00150

four-bit bus may be connected to the inputs of the respective logical AND gate 602, 603, 604 and 605 whose outputs are connected to respective inputs of the logical OR gate 606. The output of the logical OR gate 606 may present the flag signal F. The flag signal F may be applied to each of the logical XOR gates 402 of the SSO doubler 400.

Other implementations of the control circuit 600 may be provided to meet the design criteria of a particular application. For example, the control circuit 600 may be implemented as a 2^N by 1 read only memory (ROM). The ROM may receive each of the signals $T[0:N-1]$ as an address and present the programmed data as the signal F. The ROM data may be defined to present the signal F in the logical one state for all addresses (e.g., $T[0:N-1]$) having greater than a predetermined number (e.g., >50%) of the individual address signals in the logical one state. All other address combinations may be programmed to present the signal F in the logical zero state.

The control circuit 600 generally serves to count the number of simultaneous high to low transitions that are detected by the data transition checker circuit 500 and to generate the flag signal F. The effect of the control circuit 600 may be that if the

A2-4059
1496.00150

signals $T[0:N-1]$ presented by the data transition checker circuit 500 indicate that more than 50% of the data signals $D[0:N-1]$ have undergone a simultaneous H-L transition (e.g., a change from the logic one state to the logic zero state) at the same time, then the control circuit 600 may generate and present the flag signal F in the logical one state. The flag signal F may be applied to all of the logical XOR gates 402. The flag signal F in a logical one state may result in all of the data signals $D[0:N-1]$ applied to the logical XOR gates 402 being inverted and then applied via the retimer circuit 406 to the I/O buffers 306. The flag signal F in a logical zero state may result in all of the data signals $D[0:N-1]$ being passed to the retimer circuit 406 non-inverted.

Using FIG. 1 as an example, the effect of the invention may be that if three of the four I/O transistor switching buffers (e.g., 10, 12 and 14) have input data signals which simultaneously switch from High to Low and the fourth I/O transistor switching buffer (e.g., 16) has an input data signal which simultaneously switches from Low to High, then the SSO doubler circuit 400 may invert all of the data at the outputs of the logical XOR gates 402. Thus, the switching data signals actually applied to the inputs of the three I/O transistor switching buffers 10, 12 and 14 may

A2-4059
1496.00150

undergo a Low to High transition with only one High to Low transition being applied to the fourth I/O transistor switching buffer 16.

5 The flag signal F may also be applied by way of an I/O buffer 306 to a demultiplexer circuit 700 of the receiving IC 312. Transmission of the flag signal F to the receiving IC 312 may be necessary in order to inform the receiving IC 312 that the data sent over the transmission lines 308 has been inverted and therefore needs to be reinverted to restore the original data. If
10 there are fewer H-L transitions in the data bus than the SSO number, then the SSO doubler 400 of the present invention has no effect on the data. However, if there are more H-L transitions in the data bus than the SSO number, then all of the data is inverted and the flag signal F is sent to the receiving IC 312 to indicated
15 the transfer of inverted data.

Referring to FIG. 7, a schematic diagram of an example implementation of the demultiplexer 700 is shown. The demultiplexer 700 generally comprises an array of logic gates 702. Each of the logic gates 702 may be implemented as an EXCLUSIVE OR
20 gate. Each logical XOR gate 702 may have an input connected to the output of a respective I/O buffer circuit 310 of IC 312 and a

A2-4059
1496.00150

second input connected to receive the flag signal F. While the flag signal F is in the logical one state, then each of the logical XOR gates 702 generally inverts the incoming data which may then be passed to the core 314 of the IC 312. While the flag signal F is in the logical zero state, then each of the logical XOR gates 702 generally passes the incoming data without inverting.

While the above description relates to the reduction of ground bounce in open drain buffers, it will be appreciated that the doubler of the present invention has an equal application in reducing power droop in open source buffers. In this case, the transition checking circuit 500 monitors the low to high transitions and the saving is in VDD pins instead of VSS pins.

The system according to the invention can be used to overcome the problem of ground bounce or power droop depending on the importance/limitations placed on the output buffer technology. For example, with open drain drivers such as NTL/GTL, the high to low transitions are critical but with open source PECL type drivers the low to high transitions are more important. Therefore, the SS0 12doubler 400 may invert the signals D[0:N-1] when greater than the predetermined number transition from High to Low and when greater than the predetermined number transition from Low to High.

A2-4059
1496.00150

As used herein, the term "simultaneously" is meant to describe events that share some common time period but the term is not meant to be limited to events that begin at the same point in time, end at the same point in time, or have the same duration.

5 While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

CLAIMS

1. An apparatus comprising:

a circuit configured to (i) monitor a plurality of signals for transitions and (ii) invert said signals when at least a predetermined number of said signals transition in a predetermined direction; and

a plurality of buffers configured to present said signals received from said circuit on a transmission bus.

2. The apparatus according to claim 1, wherein said circuit is further configured to invert said signals when at least said predetermined number of said signals transition in an opposite direction of said predetermined direction.

3. The apparatus according to claim 1, wherein said predetermined number is greater than one half of a total number of said signals.

4. The apparatus according to claim 1, wherein said circuit comprises:

A2-4059
1496.00150

a transition checker circuit configured to present a plurality of transition signals each indicating a transition direction of one of said signals;

a control circuit configured to present a flag signal when at least said predetermined number of said transition signals have said predetermined direction; and

an inverter circuit configured to invert said signals in response to said flag signal.

5. The apparatus according to claim 4, wherein said buffers are further configured to present said flag signal on said transmission bus.

6. The apparatus according to claim 4, wherein said transition checker circuit comprises:

a plurality of flip-flops configured to present said signals as a plurality of sampled signals;

a plurality of inverters configured to present said signals as a plurality of inverted signals; and

A2-4059
1496.00150

a plurality of logic gates configured to present said transition signals in response to said sampled signals and said inverted signals.

7. The apparatus according to claim 4, wherein said circuit further comprises a plurality of flip-flops configured to store said signals as presented by said inverter circuit.

8. The apparatus according to claim 7, wherein said circuit further comprises a clock configured to present a clock signal to said flip-flops.

9. The apparatus according to claim 8, wherein said buffers are further configured to present said flag signal on said transmission bus and said transition checker circuit comprises:

5 a plurality of flip-flops configured to present said signals as a plurality of sampled signals;

a plurality of inverters configured to present said signals as a plurality of inverted signals; and

A2-4059
1496.00150

10 a plurality of logical gates configured to present said transition signals in response to said sampled signals and said inverted signals.

10. A method of reducing noise induced by transitions of a plurality of signals, the method comprising the steps of:

(A) monitoring said signals for said transitions;

5 (B) inverting said signals in response to at least a predetermined number of said signals transitioning in a predetermined direction; and

(C) presenting said signals on a transmission bus.

11. The method according to claim 10, further comprising the step of inverting said signals in response to at least said predetermined number of said signals transitioning in an opposite direction as said predetermined direction.

12. The method according to claim 10, wherein said predetermined number is greater than one half of a total number of said signals.

A2-4059

1496.00150

13. The method according to claim 10, wherein step (A) comprises the sub-steps of:

generating a plurality of transition signals each indicating a transition direction of one of said signals; and

5 generating a flag signal when at least said predetermined number of said transition signals have said predetermined direction.

14. The method according to claim 13, further comprising the step of presenting said flag signal on said transmission bus.

15. The method according to claim 13, wherein presenting said plurality of transition signals comprises the sub-steps of:

sampling said signals to present a plurality of sampled signals;

5 inverting said signals to present a plurality of inverted signals; and

logically combining said sampled signals and said inverted signals to present said transition signals.

A2-4059
1496.00150

16. The method according to claim 13, further comprising the step of storing said signals prior to presenting said signal on said transmission bus.

17. The method according to claim 16, further comprising the step of generating a clock signal to control said storing.

18. An integrated circuit comprising:

means for monitoring a plurality of signals for transitions;

means for inverting said signals in response to at least
5 a predetermined number of said signals transitioning in a predetermined direction; and

means for presenting said signals on a transmission bus.

ABSTRACT OF THE DISCLOSURE

An integrated circuit comprises a microprocessor for generating data signals along a data bus by way of an inverter to a plurality of input/output switching buffers. The buffers pass
5 the data signals to a transmission bus for onward transmission to a receiving integrated circuit. A respective drain and source supply power to the buffers. A transition checking circuit monitors the number of data signals on the data bus simultaneously switching from a first to a second logic state and a control
10 circuit counts the number of the simultaneous switching data signals and generates a flag signal when the count exceeds half the number of buffers. The flag signal is applied to the inverter to invert all of the data signals on the bus.




FIG. 1
(CONVENTIONAL)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7